system_hc32l13x.c 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183
  1. /*******************************************************************************
  2. * Copyright (C) 2019, Xiaohua Semiconductor Co.,Ltd All rights reserved.
  3. *
  4. * This software is owned and published by:
  5. * Xiaohua Semiconductor Co.,Ltd ("XHSC").
  6. *
  7. * BY DOWNLOADING, INSTALLING OR USING THIS SOFTWARE, YOU AGREE TO BE BOUND
  8. * BY ALL THE TERMS AND CONDITIONS OF THIS AGREEMENT.
  9. *
  10. * This software contains source code for use with XHSC
  11. * components. This software is licensed by XHSC to be adapted only
  12. * for use in systems utilizing XHSC components. XHSC shall not be
  13. * responsible for misuse or illegal use of this software for devices not
  14. * supported herein. XHSC is providing this software "AS IS" and will
  15. * not be responsible for issues arising from incorrect user implementation
  16. * of the software.
  17. *
  18. * Disclaimer:
  19. * XHSC MAKES NO WARRANTY, EXPRESS OR IMPLIED, ARISING BY LAW OR OTHERWISE,
  20. * REGARDING THE SOFTWARE (INCLUDING ANY ACOOMPANYING WRITTEN MATERIALS),
  21. * ITS PERFORMANCE OR SUITABILITY FOR YOUR INTENDED USE, INCLUDING,
  22. * WITHOUT LIMITATION, THE IMPLIED WARRANTY OF MERCHANTABILITY, THE IMPLIED
  23. * WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE OR USE, AND THE IMPLIED
  24. * WARRANTY OF NONINFRINGEMENT.
  25. * XHSC SHALL HAVE NO LIABILITY (WHETHER IN CONTRACT, WARRANTY, TORT,
  26. * NEGLIGENCE OR OTHERWISE) FOR ANY DAMAGES WHATSOEVER (INCLUDING, WITHOUT
  27. * LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION,
  28. * LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING FROM USE OR
  29. * INABILITY TO USE THE SOFTWARE, INCLUDING, WITHOUT LIMITATION, ANY DIRECT,
  30. * INDIRECT, INCIDENTAL, SPECIAL OR CONSEQUENTIAL DAMAGES OR LOSS OF DATA,
  31. * SAVINGS OR PROFITS,
  32. * EVEN IF Disclaimer HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  33. * YOU ASSUME ALL RESPONSIBILITIES FOR SELECTION OF THE SOFTWARE TO ACHIEVE YOUR
  34. * INTENDED RESULTS, AND FOR THE INSTALLATION OF, USE OF, AND RESULTS OBTAINED
  35. * FROM, THE SOFTWARE.
  36. *
  37. * This software may be replicated in part or whole for the licensed use,
  38. * with the restriction that this Disclaimer and Copyright notice must be
  39. * included with each copy of this software, whether used in part or whole,
  40. * at all times.
  41. */
  42. /******************************************************************************/
  43. /** \file system_hc32l13x.c
  44. **
  45. ** System clock initialization.
  46. ** @link SampleGroup Some description @endlink
  47. **
  48. ** - 2019-03-01 1.0 Lux First version.
  49. **
  50. ******************************************************************************/
  51. /******************************************************************************/
  52. /* Include files */
  53. /******************************************************************************/
  54. #include "base_types.h"
  55. #include "hc32l13x.h"
  56. #include "system_hc32l13x.h"
  57. #include "sysctrl.h"
  58. /**
  59. ******************************************************************************
  60. ** System Clock Frequency (Core Clock) Variable according CMSIS
  61. ******************************************************************************/
  62. uint32_t SystemCoreClock = 4000000;
  63. //add clock source.
  64. void SystemCoreClockUpdate (void) // Update SystemCoreClock variable
  65. {
  66. SystemCoreClock = Sysctrl_GetHClkFreq();
  67. }
  68. /**
  69. ******************************************************************************
  70. ** \brief 对MCU未引出IO端口进行默认配置.
  71. **
  72. ** \param none
  73. ** \return none
  74. ******************************************************************************/
  75. static void _HidePinInit(void)
  76. {
  77. uint32_t tmpReg = M0P_SYSCTRL->PERI_CLKEN;
  78. M0P_SYSCTRL->PERI_CLKEN_f.GPIO = 1;
  79. #if defined(HC32L13xKxxx) //64PIN MCU
  80. ///<
  81. #elif defined(HC32L13xJxxx) //48PIN MCU
  82. M0P_GPIO->PCADS &= 0xE000; ///< PC00~PC12配置为数字端口
  83. M0P_GPIO->PDADS &= 0xFFCB; ///< PD02/PD04/PD05配置为数字端口
  84. M0P_GPIO->PCDIR |= 0x1FFF; ///< PC00~PC12配置为端口输入
  85. M0P_GPIO->PDDIR |= 0x0034; ///< PD02/PD04/PD05配置为端口输入
  86. M0P_GPIO->PCPU |= 0x1FFF; ///< PC00~PC12配置为上拉
  87. M0P_GPIO->PDPU |= 0x0034; ///< PD02/PD04/PD05配置为上拉
  88. #elif defined(HC32L13xFxxx) //32PIN MCU
  89. M0P_GPIO->PAADS &= 0xFFF4; ///< PA00/PA01/PA03配置为数字端口
  90. M0P_GPIO->PBADS &= 0x08FB; ///< PB02/PB08/PB09/PB10/PB12/PB13/PB14/PB15配置为数字端口
  91. M0P_GPIO->PCADS &= 0xC000; ///< PC00~PC13配置为数字端口
  92. M0P_GPIO->PDADS &= 0xFF0B; ///< PD02/PD04/PD05/PD06/PD07配置为数字端口
  93. M0P_GPIO->PADIR |= 0x000B; ///< PA00/PA01/PA03配置为端口输入
  94. M0P_GPIO->PBDIR |= 0xF704; ///< PB02/PB08/PB09/PB10/PB12/PB13/PB14/PB15配置为端口输入
  95. M0P_GPIO->PCDIR |= 0x3FFF; ///< PC00~PC13配置为端口输入
  96. M0P_GPIO->PDDIR |= 0x00F4; ///< PD02/PD04/PD05/PD06/PD07配置为端口输入
  97. M0P_GPIO->PAPU |= 0x000B; ///< PA00/PA01/PA03配置为上拉
  98. M0P_GPIO->PBPU |= 0xF704; ///< PB02/PB08/PB09/PB10/PB12/PB13/PB14/PB15配置为上拉
  99. M0P_GPIO->PCPU |= 0x3FFF; ///< PC00~PC12配置为上拉
  100. M0P_GPIO->PDPU |= 0x00F4; ///< PD02/PD04/PD06配置为上拉
  101. #elif defined(HC32L13xExxx) //28PIN MCU
  102. M0P_GPIO->PAADS &= 0x7FFF; ///< PA15配置为数字端口
  103. M0P_GPIO->PBADS &= 0x0007; ///< PB03~15配置为数字端口
  104. M0P_GPIO->PCADS &= 0xC000; ///< PC00~PC13配置位数字端口
  105. M0P_GPIO->PDADS &= 0xFF0B; ///< PD02/PD04/PD05/PD06/PD07配置位数字端口
  106. M0P_GPIO->PADIR |= 0x8000; ///< PA15配置为端口输入
  107. M0P_GPIO->PBDIR |= 0xFFF8; ///< PB03~15配置为端口输入
  108. M0P_GPIO->PCDIR |= 0x3FFF; ///< PC00~PC13配置为端口输入
  109. M0P_GPIO->PDDIR |= 0x00F4; ///< PD02/PD04/PD05/PD06/PD07配置为端口输入
  110. M0P_GPIO->PAPU |= 0x8000; ///< PA15配置为上拉
  111. M0P_GPIO->PBPU |= 0xFFF8; ///< PB03~15配置为上拉
  112. M0P_GPIO->PCPU |= 0x3FFF; ///< PC00~PC13配置为上拉
  113. M0P_GPIO->PDPU |= 0x00F4; ///< PD02/PD04/PD05/PD06/PD07配置为上拉
  114. #endif
  115. M0P_SYSCTRL->PERI_CLKEN = tmpReg;
  116. }
  117. /**
  118. ******************************************************************************
  119. ** \brief Setup the microcontroller system. Initialize the System and update
  120. ** the SystemCoreClock variable.
  121. **
  122. ** \param none
  123. ** \return none
  124. ******************************************************************************/
  125. void SystemInit(void)
  126. {
  127. M0P_SYSCTRL->RCL_CR_f.TRIM = (*((volatile uint16_t*) (0x00100C22ul)));
  128. M0P_SYSCTRL->RCH_CR_f.TRIM = (*((volatile uint16_t*) (0x00100C08ul)));
  129. SystemCoreClockUpdate();
  130. _HidePinInit();
  131. }
  132. #if defined (__CC_ARM)
  133. extern int32_t $Super$$main(void);
  134. /* re-define main function */
  135. int $Sub$$main(void)
  136. {
  137. SystemInit();
  138. $Super$$main();
  139. return 0;
  140. }
  141. #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  142. extern int32_t $Super$$main(void);
  143. /* re-define main function */
  144. int $Sub$$main(void)
  145. {
  146. SystemInit();
  147. $Super$$main();
  148. return 0;
  149. }
  150. #elif defined(__ICCARM__)
  151. extern int32_t main(void);
  152. /* __low_level_init will auto called by IAR cstartup */
  153. extern void __iar_data_init3(void);
  154. int __low_level_init(void)
  155. {
  156. // call IAR table copy function.
  157. __iar_data_init3();
  158. SystemInit();
  159. main();
  160. return 0;
  161. }
  162. #endif